简体
  • 简体中文
  • 繁体中文

热门资讯> 正文

Synopsys和台积电提供EDA和IP解决方案

2025-04-24 04:03

  • Digital and analog design flows on TSMC A16™ and N2P deliver optimized performance and rapid analog design migration, enabled by Synopsys.ai
  • Early collaboration on TSMC A14 process underway for Synopsys EDA flows development
  • Collaboration on 3Dblox and TSMC's CoWoS® technologies for 5.5x reticle size packages, speeds integration of 3D stacked dies in next-generation AI chips
  • Broad portfolio of Synopsys Foundation and Interface IP provides the lowest power on TSMC's N2/N2P processes
  • Industry's most complete IP solutions for leading-edge standards, including HBM4, 1.6T Ethernet, UCIe, PCIe 7.0, and UALink, enable high-bandwidth interfaces in data-intensive heterogeneous SoCs

风险及免责提示:以上内容仅代表作者的个人立场和观点,不代表华盛的任何立场,华盛亦无法证实上述内容的真实性、准确性和原创性。投资者在做出任何投资决定前,应结合自身情况,考虑投资产品的风险。必要时,请咨询专业投资顾问的意见。华盛不提供任何投资建议,对此亦不做任何承诺和保证。